Corvus
Landscape Industry · d1b203e4

AI inference infrastructure and accelerator market

The global market for purpose-built compute hardware — GPUs, custom ASICs, and NPUs — that executes (and increasingly also trains) artificial-intelligence models in datacenters and at the edge, plus the foundry, packaging, memory, and software stack on which that hardware depends.

In scope: merchant data-center accelerators (NVIDIA, AMD, Intel Gaudi), hyperscaler custom ASICs (Google TPU, AWS Trainium/Inferentia, Microsoft Maia, Meta MTIA, OpenAI/Broadcom XPU), inference-specialist challengers (Cerebras, Groq, SambaNova, Tenstorrent), the PRC-domestic stack (Huawei Ascend on SMIC), and the binding supply legs — TSMC foundry + CoWoS packaging, HBM (SK hynix/Samsung/Micron). Out of scope: model providers themselves (OpenAI, Anthropic, Google DeepMind as labs) and downstream applications; pure-edge MCU AI is also out except where part of a vendor strategy that crosses both segments.

Completed
2026-06-16 19:30 UTC

Bottom Line Up Front

AI inference infrastructure is a roughly USD 106 billion market in 2025 forecast to ~USD 255 billion by 2030 (~19.2% CAGR), with NVIDIA still capturing ≥80% of data-center accelerator revenue on the strength of CUDA, NVLink, and first-in-line CoWoS allocation. The decisive structural shift through 2027 is the rise of hyperscaler custom ASICs (Google TPU, AWS Trainium, Microsoft Maia, Meta MTIA, OpenAI/Broadcom Titan) which, paired with a TSMC CoWoS / HBM physical bottleneck and a bifurcating US-China export-control regime, are likely to erode NVIDIA share toward the high-70s while keeping NVIDIA's absolute dollar revenue growing.

§ 01

What it is

AI inference infrastructure refers to the silicon, system, and software stack that runs trained AI models in production — generating tokens, classifying images, ranking content, controlling robots — as opposed to the (much smaller, more concentrated) workload of training those models in the first place. Architecturally the category spans general-purpose GPUs adapted for AI via fused tensor cores (NVIDIA Hopper / Blackwell, AMD Instinct MI300X), application-specific integrated circuits hard-wired for neural-network tensor algebra (Google TPU, AWS Trainium, Microsoft Maia, Meta MTIA, Huawei Ascend, Cerebras WSE, Groq LPU), and a broader 'neural processing unit' class that ranges from datacenter to edge form factors [ev_001, ev_002, ev_003]. Inference is now consistently described in industry estimates as the dominant share of AI compute consumed in production. The market size lens used by the launching brief — USD 106.15B (2025) → USD 254.98B (2030) at 19.2% CAGR — is single-sourced to a published analyst write-up and should be treated as one credible reference figure rather than a consensus, since a separate MarketsAndMarkets data-center-GPU forecast lands at USD 119.97B (2025) → USD 228.04B (2030) at 13.7% CAGR [ev_026, ev_029].

§ 02

Who operates in it

The industry resolves into five layered cohorts. (1) The merchant-GPU incumbent: NVIDIA, which sold roughly USD 39.3B of compute in a single quarter (Q4 FY2025) and ran data-center revenue to USD 51.2B in Q3 FY2026, holding ~86-92% of data-center AI accelerator revenue depending on the source and quarter [ev_025, ev_027, ev_028, ev_048]. (2) The merchant challengers: AMD (Instinct MI300X/MI325X/MI355X, >$5B Instinct revenue in FY2024 [ev_036]) and Intel (Gaudi line, EMIB/Foveros packaging) — credible second-source GPUs but order-of-magnitude smaller [ev_005, ev_006, ev_036]. (3) The hyperscaler custom-ASIC track: Alphabet (TPU, 7-generation cadence), Amazon (Trainium/Inferentia via Annapurna Labs), Microsoft (Maia), Meta (MTIA), and OpenAI (Titan, in design) — almost all co-designed with Broadcom, which reported quarterly AI revenue of USD 8.4B in Q1 FY2026 [ev_004, ev_005, ev_006, ev_007, ev_008, ev_012, ev_021, ev_022, ev_023, ev_039, ev_050]. (4) The merchant inference specialists: Cerebras (wafer-scale, IPO May 2026 at ~USD 56B FDV), Groq (LPU, USD 6.9B valuation Sep 2025), SambaNova, Tenstorrent — small but pure-play on the inference thesis [ev_009, ev_010, ev_013, ev_014, ev_015, ev_041, ev_042, ev_043]. (5) The PRC-domestic stack: Huawei (Ascend 910C, ~400,000 units planned 2025) fabricated by SMIC, the principal lawful substitute for NVIDIA inside China under US export controls [ev_011, ev_033, ev_034, ev_035]. Layered underneath all of them sits the bottleneck cohort — TSMC (~70% global foundry share, sole-source for advanced AI accelerator packaging) and the HBM trio of SK hynix, Samsung, and Micron [ev_007, ev_045, ev_046, ev_047]. The regulator that shapes the market's geography is the U.S. Bureau of Industry and Security [ev_030, ev_031, ev_032].

§ 03

How it works

The accelerator value chain begins with EDA tooling (Synopsys, Cadence) and IP (Arm, RISC-V), through design at the merchant vendor or hyperscaler (with Broadcom or Marvell as the co-design counterparty for most custom ASICs) [ev_039, ev_050]. Logic dies are fabricated almost entirely at TSMC's N4 / N3 / N2 nodes; HBM stacks are sourced from SK hynix / Samsung / Micron; the two are integrated via CoWoS (or Intel EMIB/Foveros, SoIC variants) into a complete accelerator package [ev_046]. Accelerators are assembled into server boards (Quanta, Foxconn, Wistron, Supermicro), networked via NVLink (NVIDIA) or Ethernet-based fabrics (Broadcom Tomahawk / Jericho, Marvell), and rack-integrated into AI factories operated either by hyperscalers (AWS, Azure, GCP, Meta), neoclouds (CoreWeave, Lambda, Crusoe), or model labs that lease them. Software descends through framework (PyTorch, JAX), through compilers (CUDA, ROCm, XLA, MLIR, Triton, OpenAI's stack), to inference servers (TensorRT-LLM, vLLM, SGLang). The economic story is that NVIDIA captures most of the rent across hardware-and-software, hyperscalers internalize as much of that rent as their ASIC programs can recoup, and physical suppliers (TSMC, HBM trio) capture the bottleneck rent.

§ 04

Why it exists

Five forces drive the market. (1) Model scaling — frontier LLMs added roughly an order of magnitude of parameter count per cycle, and inference compute consumption rose with both model size and the rise of test-time/agentic reasoning, expanding the addressable market faster than supply could grow [ev_029]. (2) Cost discipline at hyperscalers — running tens of billions of LLM tokens per day on merchant GPUs at NVIDIA gross margins is uneconomic at the limit, which justifies the multi-year, hundreds-of-millions-of-dollars-per-design hyperscaler ASIC programs [ev_039]. (3) Software lock-in — CUDA + the broader NVIDIA library stack (cuDNN, NCCL, TensorRT-LLM) is the largest single switching cost in the market and the primary reason NVIDIA can defend its share even as merchant alternatives improve [ev_016, ev_048]. (4) Physical bottlenecks — CoWoS advanced packaging and HBM stack supply, not raw wafer capacity, are the binding constraints; an estimated ~90% of global advanced-packaging and HBM supply in 2025 was absorbed by the four largest AI chip designers [ev_045, ev_047]. (5) Geopolitics — U.S. export controls (Oct 2022 / Nov 2023 / Apr 2025 / Jan 2026) bifurcated the market into export-compliant and PRC-domestic stacks and explicitly motivated Huawei's Ascend program and SMIC's accelerated capacity build [ev_030, ev_031, ev_032, ev_033].

§ 05

When — the chronology

The category's deep roots trace to NVIDIA's CUDA release (2007) [ev_016], the AlexNet ImageNet breakthrough on NVIDIA GPUs (2012) [ev_013], Amazon's Annapurna acquisition (Jan 2015) [ev_012] and Google's first internal TPU use (2015) followed by external TPU availability (2018) [ev_003]. The modern inference market was ignited by the H100 launch (Sep 2022) and ChatGPT's release (Nov 2022). The 24 months that followed produced the AMD MI300X launch (Dec 2023), the first BIS export controls (Oct 2022) and their tightening (Nov 2023) creating the H20 SKU [ev_030], Blackwell at GTC 2024, and an unprecedented wave of hyperscaler ASIC announcements. 2025 was an inflection year: AMD crossed >$5B Instinct revenue [ev_036], Huawei began mass-shipping the Ascend 910C [ev_033], BIS effectively halted H20 China sales (Apr 2025) [ev_049], and NVIDIA closed fiscal 2025 at $39.3B Q4 revenue alone [ev_025]. 2026 added a partial BIS relaxation for H200/MI325X-class chips (Jan 2026) [ev_032], Cerebras's NASDAQ IPO (May 2026) [ev_043], and hyperscaler capex guidance for 2026 in the USD 600-725B range [ev_037].

§ 06

Where

Global, but extremely concentrated. Design and capital cluster in Silicon Valley — NVIDIA, AMD, Intel, and Broadcom are headquartered within roughly 20 km of one another in Santa Clara / San Jose [ev_004, ev_005, ev_006, ev_008]. The cloud-side spend is dominated by four U.S. hyperscalers headquartered in Seattle/Redmond (Amazon, Microsoft) and the Bay Area (Google, Meta) [ev_021, ev_022, ev_023, ev_024]. Physical manufacturing is overwhelmingly Taiwanese (TSMC, Hsinchu Science Park) for advanced-node logic and CoWoS packaging [ev_007], with HBM concentrated in South Korea (SK hynix, Samsung) and Boise, Idaho (Micron). The PRC parallel stack centers on Shenzhen (Huawei) and Shanghai (SMIC) [ev_011]. The single-country dependence on Taiwan for advanced AI accelerator production is the dominant geographic-risk feature of the market and the explicit motivation behind the Intel 18A and Samsung Foundry capacity expansions, the U.S. CHIPS Act, and TSMC's Arizona and Kumamoto fabs.

§ 07

Players

13 in the space
§ 07b

Chronology

17 events
  1. 2007-06-23 NVIDIA publicly releases CUDA — the parallel-computing platform that becomes the foundation of GPU-accelerated AI a decade later.
  2. 2012-09-30 AlexNet wins ImageNet ILSVRC 2012 running on NVIDIA GPUs, marking the start of the modern deep-learning era and seeding the GPU-as-AI-accelerator thesis.
  3. 2015-01-22 Amazon acquires Annapurna Labs — the engineering nucleus of AWS Graviton, Nitro, and (later) Trainium / Inferentia AI accelerators.
  4. 2015-06-01 Google begins internal use of its Tensor Processing Unit (TPU) ASIC for neural network workloads.
  5. 2018-02-12 Google opens TPUs to third-party use via Google Cloud — the first commercially-available custom-ASIC AI accelerator.
  6. 2022-09-20 NVIDIA launches the H100 (Hopper) data-center GPU, the defining accelerator of the generative-AI build-out.
  7. 2022-10-07 U.S. Bureau of Industry and Security issues the first generation of advanced-semiconductor export controls targeting China.
  8. 2023-11-17 After BIS adds H800 and A800 to the controlled list, NVIDIA announces the H20, L20, and L2 chips for the China market — modified H100/L40 variants designed to stay below the new performance thresholds.
  9. 2023-12-06 AMD launches the Instinct MI300X data-center GPU — the first credible merchant alternative to NVIDIA H100 for large-model inference, exceeding $5 billion of Instinct revenue in FY2024.
  10. 2024-03-18 NVIDIA unveils Blackwell (B100/B200/GB200) at GTC — the successor architecture to Hopper, transitioning advanced packaging to CoWoS-L.
  11. 2024-08-05 Groq raises $640M Series D at $2.8B valuation led by BlackRock — first major financial validation of the inference-only ASIC category.
  12. 2025-02-26 NVIDIA reports record Q4 / fiscal-2025 results: Q4 revenue $39.3B (+78% YoY), driven by Hopper and early Blackwell shipments.
  13. 2025-04-15 U.S. effectively halts H20 sales to China by requiring export licenses — the H20 had become the principal lawful China-bound NVIDIA inference SKU, with ~1.3M units / ~$16B pipeline at risk.
  14. 2025-04-21 Huawei begins mass shipments of the Ascend 910C in China; 2025 production planned at ~400,000 units, positioning it as the leading non-US AI accelerator.
  15. 2025-09-17 Groq closes a $750M round at $6.9B valuation — inference-cloud thesis broadens its capital base.
  16. 2026-01-13 BIS revises licensing policy to review export applications for NVIDIA H200, AMD MI325X, and similar chips on a case-by-case basis — partial relaxation alongside earlier tightening.
  17. 2026-05-14 Cerebras Systems IPOs on NASDAQ pricing at $185/share, raising $5.55B at ~$56.4B fully-diluted valuation — first pure-play merchant AI-accelerator listing.
§ 08

Market

Concentration is the defining feature. NVIDIA is reported at 86% data-center AI accelerator revenue share late 2025 (Visual Capitalist) and ~80-92% across late-2025/early-2026 estimates depending on whether the lens is units or revenue and whether ASIC volumes are included [ev_027, ev_048]. AMD is the principal merchant runner-up at >$5B Instinct revenue in FY2024 [ev_036]. Hyperscaler ASICs collectively are the larger structural challenger: Broadcom alone reported quarterly AI revenue at $8.4B (+106% YoY) in Q1 FY2026 on the back of TPU, MTIA, OpenAI Titan and other XPU programs [ev_039, ev_050]. Above the merchant accelerator layer, total Big Four hyperscaler capex is rising from ~$410B in 2025 to ~$600-725B in 2026 with ~75% of that spend directed at AI infrastructure [ev_037, ev_038]. Below the accelerator layer, TSMC CoWoS capacity ran ~65-75K wafers/month in 2025, ramping toward 90-110K WPM by 2026, but demand is reported to outrun even the expansion through at least 2027 [ev_045, ev_047]. The PRC-domestic segment is small in revenue but strategically important: ~400K Ascend 910C units planned in 2025, with Huawei explicitly framed as China's NVIDIA replacement under export-controlled conditions [ev_033, ev_034].

Size
USD 106.15B (2025) → USD 254.98B (2030) at 19.2% CAGR per a published industry analyst write-up [ev_029]; an alternative MarketsAndMarkets data-center-GPU lens gives USD 119.97B (2025) → USD 228.04B (2030) at 13.7% CAGR [ev_026]. Both are credible reference figures; analysts disagree on definitional boundaries (training-only vs training+inference, GPU-only vs all-accelerator, datacenter-only vs all form factors).
Segments
Merchant data-center GPU (NVIDIA, AMD, Intel) · Hyperscaler custom AI ASIC (Google TPU, AWS Trainium/Inferentia, Microsoft Maia, Meta MTIA, OpenAI Titan) · Merchant inference-specialist ASIC / wafer-scale (Cerebras, Groq, SambaNova, Tenstorrent) · PRC-domestic AI accelerator stack (Huawei Ascend on SMIC) · Foundry + advanced packaging (TSMC CoWoS, Intel EMIB/Foveros) · HBM memory (SK hynix, Samsung, Micron) · AI networking silicon (Broadcom Tomahawk/Jericho, NVIDIA NVLink/Spectrum, Marvell) · Edge / on-device NPU (Qualcomm Hexagon, Apple Neural Engine, Hailo, Ambarella)
Dynamics
Three concurrent dynamics. (i) Inference share rises as a fraction of AI compute, which structurally favors lower-margin ASICs and inference-specialist startups over premium training-class flagship GPUs. (ii) Custom-ASIC substitution at hyperscalers compresses NVIDIA's incremental share without (yet) reducing absolute NVIDIA dollars, because total compute demand is still outrunning supply. (iii) Geopolitical bifurcation creates a separate PRC-domestic supply-and-demand pool around Huawei/SMIC, with periodic BIS rule changes (e.g., the Jan 2026 case-by-case relaxation for H200/MI325X) keeping the export-control regime as a live business variable [ev_032, ev_037, ev_039, ev_049].
§ 09

Outlook

Moderate confidence

Through 2027 NVIDIA is likely to retain absolute revenue leadership in data-center AI accelerators, while ceding several percentage points of share per year to hyperscaler ASICs and (more slowly) merchant challengers; total industry revenue is likely to roughly double from the 2025 baseline. CoWoS / HBM supply, rather than demand or design competence, is the binding constraint and the variable most likely to surprise: an acceleration of CoWoS-L capacity ramp would disproportionately benefit NVIDIA; a slip would disproportionately benefit hyperscaler ASICs willing to absorb older packaging. The U.S. BIS export-control regime is likely to remain bifurcated and active, with a roughly even chance of further tightening or further case-by-case relaxation in either direction; either way the PRC-domestic Huawei/SMIC track is likely to keep scaling. There is a moderate (roughly even-chance) risk that the current hyperscaler capex pace proves unsustainable on a 2027-2028 horizon if monetisable inference revenue does not catch up, which would compress the entire merchant accelerator pricing structure. Within the merchant inference-specialist cohort, consolidation is likely — only a subset (most plausibly Cerebras and Groq, given their public-market and growth-stage capital bases) is likely to remain independent.

§ 10

Key Judgments

graded per ICD 203
KJ-01 High Confidence

NVIDIA's data-center accelerator dominance is very likely to persist through at least 2027, anchored by the CUDA software moat and priority TSMC CoWoS allocation, even as its revenue share erodes from ~92% toward the high-70s as hyperscaler ASICs scale.

KJ-02 High Confidence

Custom hyperscaler ASICs (Google TPU, AWS Trainium, Microsoft Maia, Meta MTIA, OpenAI/Broadcom) are likely to capture the largest share of incremental inference workload growth through 2027, with Broadcom's XPU business as the dominant non-NVIDIA beneficiary.

KJ-03 High Confidence

TSMC CoWoS advanced-packaging and HBM supply constraints, rather than wafer logic capacity, are the binding physical bottleneck on AI accelerator output through at least 2027.

KJ-04 Moderate Confidence

US BIS export controls have likely created a durable bifurcation of the market into export-compliant and PRC-domestic stacks, with Huawei Ascend (and SMIC fabrication) as the principal non-US merchant alternative for Chinese demand.